All-domain fine grain dynamic speed/voltage scaling for GALS processors
نویسندگان
چکیده
Dynamic voltage scaling (DVS) has emerged as a successful and scalable solution to deal with the growing power consumption associated with increased chip complexity. We describe two schemes that allow the extension of DVS across multiple clock domains specific to GALS out-of-order superscalar processors. One scheme addresses the issues involved in the commonly shared front end of the pipeline. The other enhances the effectiveness of voltage scaling within the various functional units of a superscalar processor by addressing dependency issues. We plan to implement our design on
منابع مشابه
Dynamic Speed & Voltage Scaling for GALS Processors
Dynamic voltage scaling (DVS) has emerged as a successful and scalable solution to deal with the growing power consumption associated with increased chip complexity. We describe two schemes that allow the extension of DVS across multiple clock domains specific to GALS out-of-order superscalar processors. One scheme addresses the issues involved in the commonly shared front end of the pipeline. ...
متن کاملArchitecture and Control of a DFLL for Fine-Grain DVFS in GALS Structures
Fine-grain Dynamic Voltage and Frequency Scaling (DVFS) is becoming a requirement for Globally-Asynchronous Locally-Synchronous (GALS) architectures. However, the area overhead of adding voltage and frequency control engines in each voltage and frequency island must be taken into account to optimize the circuit. A small-area fast-reprogrammable Digital Frequency-Locked Loop (DFLL) engine is a s...
متن کاملIntegrated CPU Cache Power Management in Multiple Clock Domain Processors
Multiple clock domain (MCD) chip design addresses the problem of increasing clock skew in different chip units. Importantly, MCD design offers an opportunity for fine grain power/energy management of the components in each clock domain with dynamic voltage scaling (DVS). In this paper, we propose and evaluate a novel integrated DVS approach to synergistically manage the energy of chip component...
متن کاملHigh Performance and Energy Efficient Multi-core Systems for DSP Applications
This dissertation investigates the architecture design, physical implementation, result evaluation, and feature analysis of a multi-core processor for DSP applications. The system is composed of a 2-D array of simple single-issue programmable processors interconnected by a reconfigurable mesh network, and processors operate completely asynchronously with respect to each other in a Globally Asyn...
متن کاملA Fine-Grain Local Clock Generator Architecture to Enable Dynamic Frequency Scaling in MPSoCs
Synchronous MPSoCs are widespread today, but the evolution of technology into the deep submicron domain leads to increasingly complex timing closure problems. One natural solution to these is to resort to the globally asynchronous, locally synchronous (GALS) paradigm. This work proposes a novel architecture for clock generators to support GALS systems. The generator can drive individual modules...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002